Arnold R. Feldman Application No.: 09/835,021

Page 7

PATENT

REMARKS

After entry of this amendment claims 3-6, 17-21, 23-25, and 27-30 will remain pending in this application. Claims 1, 2, 16, 22, and 26 have been canceled without prejudice.

Claims 3, 6, 17, 23-25, and 27 have been indicated as being allowable.

Accordingly, claims 3, 6, 17, 23, 25, and 27 have been rewritten as independent. Claims 4, 18, and 28 have been amended to change dependency. Claims 24 and 25 have been amended for consistency. No new matter has been added. Applicants submit that this amendment does not raise any new issues for consideration.

CONCLUSION

In view of the foregoing, Applicants believe all claims now pending in this application are in condition for allowance and an action to that end is urged. If the Examiner believes a telephone conference would aid in the prosecution of this case in any way, please call the undersigned at 650-752-2456.

Respectfully submitted,

J. Matthew Zigman Reg. No. 44,005

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor

San Francisco, California 94111-3834

Tel: 650-326-2400 Fax: 415-576-0300

JMZ:djb PA 3268307 v1 **FAX RECEIVED**

DEC 0 2 2002

TECHNOLOGY CENTER 2800

Arnold R. Feldman Application No.: 09/835,021 Page 8

PATENT

VERSION WITH MARKINGS TO SHOW CHANGES MADE

1	3. (Amended) [The method of claim 2] A method of buffering an
2	input signal comprising:
3	receiving the input signal, wherein the input signal alternates between a
4	first polarity and a second polarity;
5	generating a first current, wherein the first current is proportional to the
6	input signal when the input signal has the first polarity, and approximately equal to zero
7	when the input signal has the second polarity;
8	generating a second current, wherein the second current is proportional to
9	the input signal when the input signal has the second polarity, and approximately equal to
10	zero when the input signal has the first polarity:
11	generating a third current proportional to the first current;
12	generating a fourth current proportional to the second current;
13	applying the first and fourth currents to a first terminal of an inductor; and
14	applying the second and third currents to a second terminal of the
15	inductor,
16	wherein a capacitance is between the first terminal of the inductor and the
17	second terminal of the inductor, and the inductor and capacitance form a tank circuit, and
18	wherein the input signal alternates between the first polarity and the
19	second polarity at a first frequency, the tank circuit has a resonant frequency of a second
20	frequency, and the first frequency and second frequency are approximately equal.
1	4. (Amended) The method of claim [2] 3 wherein the first current
2	and the second current are generated by NMOS devices.
2	and the second current are generated by MixiOS devices.
1	6. (Amended) [The method of claim 2] A method of buffering an
2	input signal comprising:

NO.886 P.14/17

PATENT

Arnold R. Feldman Application No.: 09/835,021 Page 9

3

4	first polarity and a second polarity;
5	generating a first current, wherein the first current is proportional to the
6	input signal when the input signal has the first polarity, and approximately equal to zero
7	when the input signal has the second polarity;
8	generating a second current, wherein the second current is proportional to
9	the input signal when the input signal has the second polarity, and approximately equal to
10	zero when the input signal has the first polarity;
11	generating a third current proportional to the first current;
12	generating a fourth current proportional to the second current;
13	applying the first and fourth currents to a first terminal of an inductor; and
14	applying the second and third currents to a second terminal of the
15	inductor,
16	wherein a capacitance is between the first terminal of the inductor and the
17	second terminal of the inductor, and the inductor and capacitance form a tank circuit, and
18	wherein the first current is geometrically proportional to the input signal
19	when the input signal has the first polarity, and the second current is geometrically
20	proportional to the input signal when the input signal has the second polarity.
1	17. (Amended) [The circuit of claim 16 further comprising:] A
2	circuit for buffering RF signals comprising:
3	a first device coupled between a first output node and a first supply node,
4	having a control electrode coupled to a first input node:
5	a second device coupled between a second output node and the first supply
6	node, having a control electrode coupled to a second input node:
7	a third device coupled between a second supply node and the first output
8	node, having a control electrode coupled to the second output node:
9	a fourth device coupled between the second supply node and the second
10	output node, having a control electrode coupled to the first output node;

receiving the input signal, wherein the input signal alternates between a

PATENT

Arnold R. Feldman
Application No.: 09/835,021
Page 10

11		a fifth device coupled between the first device and the first output node;
12	[and]	
13		a sixth device coupled between the second device and the second output
14	node <u>: and</u>	
15		an inductor coupled between the first output node and the second output
16	<u>node</u> .	
1		18. (Amended) The circuit of claim [16] 17 wherein the first device
2	and the second	device are NMOS devices, and the third device and fourth device are
3	PMOS devices	-
1.		23. (Amended) [The method of claim 22] A method of buffering
2	an RF signal co	omprising:
3		receiving the RF signal, wherein the RF signal alternates between a first
4	polarity and a s	second polarity;
5		generating a first current, wherein the first current is proportional to the
6	RF signal when	n the RF signal has the first polarity, and approximately equal to zero when
7	the RF signal h	as the second polarity.
8		generating a second current, wherein the second current is proportional to
9	the RF signal v	when the RF signal has the second polarity, and approximately equal to
10	zero when the	RF signal has the first polarity:
11		using the first current to generate a third current, the third current
12	proportional to	the first current;
13		using the second current to generate a fourth current, the fourth current
14	proportional to	the second current;
15		applying the first and fourth currents to a first terminal of an inductor; and
16		applying the second and third currents to a second terminal of the
17	inductor,	

PATENT

Amold R. Feldman
Application No.: 09/835,021
Doga 11

Page 11

18	wherein a capacitance is coupled between the first terminal of the inductor
19	and the second terminal of the inductor, and the inductor and capacitance form a tank
20	circuit.
1	24 (A
1	24. (Amended) The method of claim 23 wherein the [input] RF
2	signal alternates between the first polarity and the second polarity at a first frequency, the
3	tank circuit has a resonant frequency of a second frequency, and the first frequency and
4	second frequency are approximately equal.
1	25. (Amended) [The method of claim 22] A method of buffering
2	an RF signal comprising:
3	receiving the RF signal, wherein the RF signal alternates between a first
4	polarity and a second polarity:
5	generating a first current, wherein the first current is proportional to the
6	RF signal when the RF signal has the first polarity, and approximately equal to zero when
7	the RF signal has the second polarity:
8	generating a second current, wherein the second current is proportional to
9	the RF signal when the RF signal has the second polarity, and approximately equal to
10	zero when the RF signal has the first polarity;
1	using the first current to generate a third current, the third current
12	proportional to the first current;
13	using the second current to generate a fourth current, the fourth current
14	proportional to the second current;
15	applying the first and fourth currents to a first terminal of an inductor; and
16	applying the second and third currents to a second terminal of the
17	inductor,
18	wherein the first current is geometrically proportional to the [input] RF
19	signal when the [input] RF signal has the first polarity, and the second current is
20	geometrically proportional to the [input] RF signal when the [input] RF signal has the
21	second polarity.

PATENT

Arnold R. Feldman Application No.: 09/835,021 Page 12

1	27. (Amended) (The circuit of claim 20 further comprising.) An
2	RF amplifier comprising:
3	a first device coupled between a first output node and a first supply node,
4	having a control electrode configured to receive an RF signal, and further configured to
5	operate near cutoff in the absence of the RF signal;
6	a second device coupled between a second output node and the first supply
7.	node, having a control electrode configured to receive a complement of the RF signal,
8	and further configured to operate near cutoff in the absence of the complement of the RF
9	signal;
10	a third device coupled between a second supply node and the first output
11	node, having a control electrode coupled to the second output node:
12	a fourth device coupled between the second supply node and the second
13	output node, having a control electrode coupled to the first output node;
14	a fifth device coupled between the first device and the first output node;
15	[and]
16	a sixth device coupled between the second device and the second output
17	node: and
18	an inductor coupled between the first output node and the second output
19	<u>node</u> .
1	28. (Amended) The circuit of claim [26] 27 wherein the first device
2	and the second device are NMOS devices, and the third device and fourth device are
3	PMOS devices
	PIVIL IN CHANGER

PA 3268307 v1